

Characterization and Optimization of Gate-All-Around Nanowire FETs for RF Applications

Chandrashekar Murthy B N¹, Mahadevaswamy U B² and Puneeth K M³

¹⁻³Dept. of Electronics and Communication Engineering, JSS Science and Technology University, Mysuru 570006
Email: chandrashekar@jssstuniv.in

Abstract— The Gate-All-Ground (GAA) n-channel nanowire field-effect transistor (NWFET) is simulated using visual TCAD, and DC analysis is carried out with optimized sub-20 nm nodes with a doping concentration of acceptor ions varied from $1 \times 10^{17} \text{ cm}^{-3}$ to $1 \times 10^{19} \text{ cm}^{-3}$. The proposed GAA NWFET device with a doping concentration of $1 \times 10^{19} \text{ cm}^{-3}$ gives excellent electrical characteristics with a subthreshold swing (SS) of about 59.57 mV/dec, a higher switching ratio (ION/IOFF) of 1010, and drain-induced barrier lowering (DIBL) of less than 10.19 mV/V. Further additional investigation was carried out by varying temperatures ranging from $T = 300\text{K}$ to $T = 500\text{K}$; the sensitivity of the device was found to be better at higher temperatures. The proposed GAA NWFET gives a higher switching ratio, which will be suitable for RF applications. The suggested transistor could be a better device in the field of high-temperature and RF applications.

Keyword— Gate-all-around, Nanowire FET, SS, DIBL, High-K, Room temperature.

I. INTRODUCTION

The semiconductor device plays an imperative role in improving performance in communication, automation, space, computing, and other applications. Because the advantages of these devices can develop with low power, high performance, and compact size, which are the major requirements in the semiconductor industry, specifically portable devices like mobile phones, notebooks, laptops, etc., are used in day-to-day life [1]. The transistor's size is gradually reduced in place of Moore's law, which continues to drive their application [2]. In the complementary metal oxide transistor (CMOS), conventional transistors are scaled down. The transistor has multiple challenges, which lead to degrading the performance of the device due to secondary effects such as short channel effects (SCE), drain-induced barrier lowering (DIBL), etc. The short channel effects arise where the channel length is comparable to the source and drain junction's depletion layer width. At increasing drain voltages, the transistor's threshold voltage decreases due to a short-channel condition referred to as DIBL in MOSFETs. The non-conventional Junctionless transistor will address these issues, but even after scaling down the transistor, the device can maintain the same performance. These junctionless devices, such as FINFETs and GAA FETs, etc. [10]

Gate-all-around nanowire FET has arisen as the most promising device for low-voltage applications in the sub-nano meter regime. GAA NWFETs is capable of withstanding the short channel effect by their geometric design, and they have greater electrostatic control, greater potential, higher packaging density, and transport features [3]. Despite these advantages, it experiences higher series resistance, which arises due to the formation of abrupt junctions between the heavily doped source-drain and the lightly doped silicon body [8][13].

Using high-k dielectric material like HfO_2 will improve the efficiency of a device by suppressing the series resistance [6], reducing the leakage current, and improving the drive current by increasing the gate capacitance [4].

The semiconductor industry will mainly focus on the size of the transistor; it will directly enhance the speed of the integrated circuits by designing the transistor with low power consumption and operating at high frequency [14][15].

These devices are used for RF, analog, and digital circuits [5]. The optimization of Junctionless transistors has provided an excellent $I_{\text{on}}/I_{\text{off}}$ ratio, leading to higher switching speeds for digital circuits, and the subthreshold swing is almost equal to the ideal value [7]. The GAA NWFET has better electrical properties, and with high-K, it shows excellent performance by decreasing the I_{off} current [11][12]. With proper scaling, a better I_{on} can be achieved, reducing I_{off} , so the $I_{\text{on}}/I_{\text{off}}$ ratio will improve, making it suitable for switching applications and other performance parameters obtained with high G_m , low DIBL, and SS [5].

This research emphasizes the performances of GAA NWFET, which is implemented in a visual TCAD tool with a high-k dielectric material. The work focuses on the channel doping concentration variation and the integration of high-K dielectric material, and the device with high performance is evaluated by varying temperatures for high-temperature applications [9].

II. DEVICE STRUCTURE

The 3D view of the proposed n-channel GAA nanowire FET and its cross-sectional view are shown in Fig. 1, respectively. The NWFET structure is designed with a fixed gate length of 20 nm, and a gate oxide thickness of 1 nm of high-k hafnium oxide (HfO_2) is employed. With the uniform doping, the acceptor doping concentration is varied from $10^{17}/\text{cm}^3$ to $10^{19}/\text{cm}^3$, and in the drain, the source channel region donor concentration is maintained fixed at $10^{20}/\text{cm}^3$. Table 1 gives the device dimension and material configuration. The linear and saturation modes are operating at a voltage V_{DD} of 0.1V and 0.75V, respectively. The N-type GAA NWFET work function is considered to be 4.7 eV, and temperature is varied from 300K to 500K. The proposed device parameters and specifications are shown in Table 1.




Fig.1 GAA Nanowire FET (A) Top view (b&c) 3D side view

TABLE I. PROPOSED DEVICE PARAMETER AND SPECIFICATION

Parameters	Device Dimensions
Oxide thickness(t_{ox})	1nm
Diameter of Nanowire(t_{nw})	22nm
Drain Length(L_d)	10nm
Source Length(L_s)	10nm
Gate metal work function(Φ_m)	4.7 eV
Channel length (L_g)	20nm
Doping of Channel Region N_D (/cm ³)	1×10^{19} cm ³

The analog RF analysis is carried out through a visual TCAD tool with the Lombardi mobility, Poisson equation, and drift-diffusion model for quantum correction in the sub-threshold region. The Lombardi unified mobility model is used, and the total mobility is written as:



$$\frac{1}{\mu_t} = \frac{1}{\mu_b} + \frac{1}{\mu_{ac}} + \frac{1}{\mu_{sr}} \quad (1)$$

III. RESULT AND DISCUSSION

The GAA NWFET DC transfer characteristics are obtained with drain current with a gate voltage ramp from 0V to 1V by keeping VDS voltage at 0.1V for the linear region, as shown in Fig. 2a, and for VDS = 0.75V for the saturation region, as shown in Fig. 2b, and compared with all three models, the doping concentration of $10^{19}/\text{cm}^3$ in the linear and saturation regions shows the better OFF current with 10^{-15}A , and for ON current, the doping concentration of $10^{17}/\text{cm}^3$ gives better results with 10^{-4}A , and the remaining models give the same result in the range of 10^{-5}A . Fig. 3 shows the drain current with the drain-source voltage ramp from 0V to 1V by keeping the gate voltage constant at 0.1V for the linear region shown in Fig.3a and keeping the gate voltage constant at 0.75V for the saturation region shown in Fig. 3b. Both regions show the drain current is saturated with a small gate voltage. The device performance of all three models is evaluated by using DIBL and SS parameters in the nanometer node. In the semiconductor device, DIBL is used to measure and control the threshold voltage reduction, and OFF current characteristics are measured with the SS. All the parameters' metrics, like DIBL, SS, and VTH, are calculated and compared for all three models, as shown in Table 2. The doping concentration of $10^{19}/\text{cm}^3$ device performance provides better results.

TABLE II. PERFORMANCE METRICS EVALUATED FOR DOPING CONCENTRATION FROM $1 \times 10^{17}\text{cm}^{-3}$ TO $1 \times 10^{19}\text{cm}^{-3}$

Doping Concentration	Vth Lin (V)	Vth Sat (V)	DIBL (mV/dec)	SS Lin (mV/dec)	SS Sat (mV/dec)
$1 \times 10^{17}\text{cm}^{-3}$	0.379679	0.314102	10.08	60.6237	59.2604
$1 \times 10^{18}\text{cm}^{-3}$	0.370767	0.374435	9.7	60.8065	60.5482
$1 \times 10^{19}\text{cm}^{-3}$	0.434309	0.427682	10.19	59.5784	58.676

Fig.2 I_D - V_G characteristics(a) linear region and (b) saturation regionFig. 3 I_D - V_{DS} characteristics(a) linear region (b) saturation region

For measurement of device amplification, transconductance (G_m) effectively converts the voltage into current. This parameter is evaluated by a change in drain current (I_D) to change the gate-to-source (V_G) voltage by keeping the V_{DS} value constant. It is expressed in equation 2.

$$G_m = \frac{\delta I_D}{\delta V_G} \quad (2)$$

Fig. 4a and 4b show the G_m plot for the linear and saturation regions of all three models with V_{DS} constant at 0.75 and 0.1, respectively, and V_{GS} is varied from 0 to 1V. The plot displays a peak G_m of all three models, and a doping concentration of $10^{17}/\text{cm}^3$ gives the better results at $V_G = 0.6$ V and ensures better gain and amplification capability.

Output conductance (G_d) is used to measure the device's efficiency by effectively converting voltage into current. This parameter is evaluated for AC investigation by changing the drain current to change the source voltage by keeping V_{GS} constant. It is expressed in equation 3.

$$G_d = \frac{\delta I_D}{\delta V_D} \quad (3)$$

The output conductance plot for all three models is represented by Fig. 5 by plotting the G_d with V_{DS} to set 1V and comparing it with all three models; doping concentrations of $10^{17}/\text{cm}^3$ and $10^{18}/\text{cm}^3$ provide the best results with 6E-11, a low G_d value. This implies getting better channel length modulation and DIBL by improving the inherent gain for analog applications.

Intrinsic gain (A_v) is to calculate the maximum voltage gain of the device by the ratio of transconductance (g_m) and output conductance (g_d). Fig. 6 shows the intrinsic gain concerning gate voltage (V_{GS}) with drain bias fixed at saturation 1V. It is expressed in equation 4.

$$A_v = \frac{G_m}{G_d} \quad (4)$$

In Fig. 6a, all the models are compared, and the doping concentration of the $10^{19}/\text{cm}^3$ model gives a higher gain of 6.49 at a gate voltage of 0.66V. The other two models with doping concentrations of $10^{18}/\text{cm}^3$ and $10^{17}/\text{cm}^3$ have small gains of 1.9 and 1.2, respectively.

$$V_e = \frac{I_D}{G_d} \quad (5)$$

Fig. 6b displays the early voltage variation for all the models, and a doping concentration of $10^{19}/\text{cm}^3$ and $10^{18}/\text{cm}^3$ gives a higher voltage value of 2.5 V.




Fig. 4 Transconductance plot (a) at $V_{DS} = 0.1$ V (b) at $V_{DS} = 0.75$ V




Fig. 5 Output conductance (a) linear region (b) saturation region




Fig. 6 (a) intrinsic gain (b) Early voltage

TABLE III. I_{ON}/I_{OFF} RATIO FOR LINEAR REGION

Doping concentration	Region	Ioff (A)	Ion (A)	Ion/Ioff ratio
$1 \times 10^{17} \text{ cm}^{-3}$	Linear	4.05E-14	3.52E-05	8.70E+08
$1 \times 10^{18} \text{ cm}^{-3}$	Linear	4.29E-14	3.31E-05	7.72E+08
$1 \times 10^{19} \text{ cm}^{-3}$	Linear	5.61E-15	2.72E-05	4.84E+09

TABLE 4. I_{ON}/I_{OFF} RATIO FOR SATURATION REGION

Doping concentration	Region	Ioff (A)	Ion (A)	Ion/Ioff ratio
$1 \times 10^{17} \text{ cm}^{-3}$	Saturation	3.80E-13	1.20E-04	3.16E+08
$1 \times 10^{18} \text{ cm}^{-3}$	Saturation	5.18E-14	9.02E-05	1.74E+09
$1 \times 10^{19} \text{ cm}^{-3}$	Saturation	6.66E-15	7.62E-05	1.14E+10

Tables 3 and 4 show the performance parameter I_{ON}/I_{OFF} ratio is compared with all three models both in linear and saturation regions. The doping concentration of $1 \times 10^{19} \text{ cm}^{-3}$ provides good results with low off-current E-15, and all the models give approximately the same result around E-05 for ON current. Due to low IOFF current, the device provides a better I_{ON}/I_{OFF} ratio with 4.84E+09 and 1.14E+10 in linear and saturation regions. All these devices provide a high I_{ON}/I_{OFF} ratio, and it is used for higher switching devices.

A. Temperature analysis

The performance analysis is carried out with different doping concentrations from $1 \times 10^{17} \text{ cm}^{-3}$ to $1 \times 10^{19} \text{ cm}^{-3}$, and the device with doping concentration $1 \times 10^{19} \text{ cm}^{-3}$ provides better results with higher gain and a high I_{ON}/I_{OFF} ratio. In the future, the same device will be evaluated with higher temperatures from 300K to 500K, as shown in Table 5. Table 5 shows the threshold voltage decreases as the temperature increases, and in the same way, DIBL is increased by 48% and 35% at 400K and 500K compared to 300K. The subthreshold swing is also increased by 15% and 26% at 400K and 500K compared to 300K.

The device performs better at room temperature with a better threshold voltage, low DIBL, and low subthreshold swing. For higher temperatures, the secondary effect is exponentially increased. To mitigate these secondary effects, consider the use of different high-K materials, dual-K dielectric materials to reduce the leakage current, and better thermal stability materials. Also, optimization of the device architecture by proper scaling dimension consideration.

TABLE V. PERFORMANCE METRICS EVALUATED FOR HIGHER TEMPERATURE WITH DOPING CONCENTRATION $1 \times 10^{19} \text{ cm}^{-3}$

Temperature(K)	Vth Lin (V)	Vth Sat (V)	DIBL (mV/dec)	SS Lin (mV/dec)	SS Sat (mV/dec)
300K	0.434309	0.427682	10.19	59.5784	58.676
400K	0.371042	0.351844	29.5	81.09	79.652
500K	0.306881	0.291222	24.09	101.54	100.405

Tables 6 and 7 show the performance parameters like I_{ON} , I_{OFF} , and I_{ON}/I_{OFF} ratio compared with higher temperature from 300K to 500K with device $1 \times 10^{19} \text{cm}^{-3}$ doping concentration in both linear and saturation regions. The table shows that as the temperature increases, the OFF current increases and the ON current is almost the same, so the I_{ON}/I_{OFF} ratio decreases and leads to more leakage current in the device.

TABLE VI. I_{ON}/I_{OFF} RATIO FOR LINEAR REGION

Temperature(K)	Region	Ioff (A)	Ion (A)	Ion/Ioff (10^3)
300K	Linear	5.61E-15	2.72E-05	4.84E+09
400K	Linear	1.95E-12	2.83E-05	1.45E+07
500K	Linear	6.60E-11	2.87E-05	4.35E+05

TABLE VII. I_{ON}/I_{OFF} RATIO FOR LINEAR REGION

Temperature	Region	Ioff (A)	Ion (A)	Ion/Ioff (10^3)
300K	Saturation	6.66E-15	7.62E-05	1.14E+10
400K	Saturation	2.83E-12	8.56E-05	3.02E+07
500K	Saturation	8.51E-11	7.93E-05	9.32E+05

IV. CONCLUSION

The designed 20nm GAA NWFET was simulated and analyzed with the three doping concentration models with HfO_2 as a dielectric material. All these models perform better with I_{ON} , I_{OFF} , I_{ON}/I_{OFF} ratio, SS, and DIBL. The doping concentration of $1 \times 10^{19} \text{cm}^{-3}$ gives excellent results with a low subthreshold swing that is almost equal to Boltzmann's trinity and better gate control by providing a low leakage current. Improved intrinsic gain with 6.49 and an excellent I_{ON}/I_{OFF} ratio with 4.84×10^9 , so it provides a higher switching ratio used for RF applications. Furthermore, the model is evaluated for high temperatures from 300K to 500K, and the electrical characteristics for room temperature (300K) for the doping concentration 10^{19}cm^{-3} produce significant results.

REFERENCE

- [1] V. Bharath Sreenivasulu, Vadthiya Narendar, Performance improvement of spacer engineered n-type SOI FinFET at 3-nm gate length, AEU - International Journal of Electronics and Communications, Volume 137, 2021, 153803, ISSN 1434-8411.
- [2] Naveen Chander, P., Raja, P., Ashok Kumar, S., & Gayathri, R. (2024). Investigation of Charge Plasma based Nanowire Field Effect Transistor for Sub 5 nm. IETE Journal of Research, 70(8), 6950–6957.
- [3] . Singh et al., "High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices," in IEEE Electron Device Letters, vol. 27, no. 5, pp. 383-386, May 2006, doi: 10.1109/LED.2006.873381.
- [4] Singh, S., Raman, A. A dopingless gate-all-around (GAA) gate-stacked nanowire FET with reduced parametric fluctuation effects. J Comput Electron 17, 967–976 (2018). <https://doi.org/10.1007/s10825-018-1166-0>
- [5] A. K. Panigrahy et al., "Analysis of GAA Junction Less NS FET Towards Analog and RF Applications at 30 nm Regime," in IEEE Open Journal of Nanotechnology, vol. 5, pp. 1-8, 2024, doi: 10.1109/OJNANO.2024.3365173.
- [6] Sreenivasulu VB, Narendar V. Design insights into RF/analog and linearity/distortion of spacer engineered multi-fin SOI FET for terahertz applications. Int J RF Microw Comput Aided Eng. 2021; 31(12):e22875. <https://doi.org/10.1002/mmce.22875>
- [7] M. Prasad & U. B. Mahadevaswamy (2021): Performance Study for Vertically Quad Gate Oxide Stacked Junction-less Nano-sheet, IETE Journal of Research, DOI: 10.1080/03772063.2021.1908178
- [8] Wang, D.; Sun, X.; Liu, T.; Chen, K.; Yang, J.; Wu, C.; Xu, M.; Zhang, W. Investigation of Source/Drain Recess Engineering and Its Impacts on FinFET and GAA Nanosheet FET at 5 nm Node. Electronics 2023, 12, 770. <https://doi.org/10.3390/electronics12030770>
- [9] J. Batakala et al., "Exploration and Analysis of Temperature and Performance of Compound Semiconductor-Based Junctionless GAA FET," in IEEE Access, vol. 12, pp. 66910-66920, 2024, doi: 10.1109/ACCESS.2024.3399097.
- [10] D. Nagy, G. Indalecio, A. J. GarcíA-Loureiro, M. A. Elmessary, K. Kalna and N. Seoane, "FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability," in IEEE Journal of the Electron Devices Society, vol. 6, pp. 332-340, 2018, doi: 10.1109/JEDS.2018.2804383
- [11] Ghosh, Sukanya & Rajan, Lintu. (2024). Gate-All-Around Cylindrical Nanowire FET Based Room Temperature Ammonia Sensor for Diagnostic Applications. IEEE Journal on Flexible Electronics. PP. 1-1. 10.1109/JFLEX.2024.3454561.

- [12] K. Nayak, S. Agarwal, M. Bajaj, K. V. R. M. Murali and V. R. Rao, "Random Dopant Fluctuation Induced Variability in Undoped Channel Si Gate all Around Nanowire n-MOSFET," in *IEEE Transactions on Electron Devices*, vol. 62, no. 2, pp. 685-688, Feb. 2015, doi: 10.1109/TED.2014.2383352.
- [13] Liu, Keng-Ming & Hsieh, Yu-En. (2022). The Effects of Source Doping Concentration and Doping Gradient on the ON-State Current of Si Nanowire TFETs. 10.21203/rs.3.rs-1948468/v1.
- [14] Sreenivasulu, V.B., Narendar, V. Circuit Analysis and Optimization of GAA Nanowire FET Towards Low Power and High Switching. *Silicon* 14, 10401–10411 (2022). <https://doi.org/10.1007/s12633-022-01777-6>
- [15] Prasad, M., Mahadevaswamy, U.B. Quantum Mechanical Effect on Trigate Junctionless FET for Fast Switching Application. *Wireless Pers Commun* 117, 1645–1657 (2021). <https://doi.org/10.1007/s11277-020-07939-2>