

Design & Development of an Efficient Phase Locked Loop (PLL) System for Frequency Synthesis

Kruthik Prasad B.K¹, Kapa Vinay Kumar Reddy², Golla Venkata Sai Mohan Kireety³, Hemanth R⁴,
Nirmala Y.N⁵, Pavithra G⁶ and T.C. Manjunath⁷

¹⁻⁴Third Year UG BE (ECE) VI Sem students, Department of Electronics & Communication Engineering,
Dayananda Sagar College of Engineering, Bangalore

⁵Assistant Professor, Department of Electronics & Communication Engineering, Dayananda Sagar College of Engineering,
Bangalore

⁶Associate Professor, Department of Electronics & Communication Engineering, Dayananda Sagar College of Engineering,
Bangalore

⁷Professor, Department of Electronics & Communication Engineering, Dayananda Sagar College of Engineering, Bangalore
Email: tcmanju@iitbombay.org

Abstract— This paper presents the design and implementation of a Phase-Locked Loop (PLL) is a crucial component in many electronic systems, used for frequency synthesis, clock generation, and data recovery. In Cadence, designing a PLL involves a comprehensive process that includes creating, simulating, and verifying various subcomponents such as the phase detector, voltage-controlled oscillator (VCO), loop filter, and frequency divider. Phase Detector (PD) Compares the phase of the input reference signal with the feedback signal from the VCO. It generates an error signal proportional to the phase difference. Charge Pump (CP) Converts the error signal from the phase detector into a current, which is then used to adjust the control voltage of the VCO. Loop Filter (LF) Filters the output of the charge pump to produce a smooth control voltage for the VCO, ensuring stable operation and reducing noise. Voltage-Controlled Oscillator (VCO) Generates an output signal whose frequency is controlled by the input voltage. The VCO output frequency is adjusted to match the phase and frequency of the reference signal. Frequency Divider (FD) Divides the VCO output frequency by a predetermined factor, feeding it back to the phase detector for comparison with the reference signal. In Cadence, the design flow starts with behavioral modeling using Verilog-A or similar languages, followed by schematic capture and layout design. Extensive simulation is performed using Spectre or other simulation tools to analyze the PLL's performance metrics such as lock time, phase noise, jitter, and stability. The design is iteratively refined based on simulation results to meet the required specifications.

Index Terms— Phase Locked Loop, PLL, Frequency Synthesis, Efficient PLL Design, Frequency Control, Phase Synchronization, Oscillator Stability, Digital PLL, Analog PLL, Frequency Modulation, Loop Filter, Voltage-Controlled Oscillator, VCO, Phase Detector, Lock Time, Frequency Stability, Noise Reduction, Electronic Design, Signal Processing, Communication Systems.

I. INTRODUCTION

A Phase-Locked Loop (PLL) is a critical component in modern electronic and communication systems, playing a pivotal role in applications such as frequency synthesis, clock generation, and data recovery. The primary function

of a PLL is to synchronize an output signal's phase and frequency with a reference signal, ensuring precise timing and frequency control [1]. The basic architecture of a PLL consists of a phase detector, a charge pump, a loop filter, a voltage-controlled oscillator (VCO), and a frequency divider. The phase detector compares the phase of the input reference signal with the feedback signal from the VCO, generating an error signal proportional to the phase difference [2]. This error signal is processed by the charge pump and loop filter to produce a smooth control voltage, which adjusts the VCO's frequency. The frequency divider scales the VCO output frequency, feeding it back to the phase detector for continuous comparison. In the context of Cadence, a leading electronic design automation (EDA) tool, the design and simulation of a PLL involves several stages [3].

II. METHODOLOGY

Designing an efficient Phase-Locked Loop (PLL) using Cadence involves several key steps. Below is a concise methodology [4]

Definition: Define PLL specifications such as frequency range, phase noise, lock time, power consumption, and supply voltage [5].

System-Level Simulation Use Cadence tools (like Virtuoso) to model the entire PLL system and verify performance against specifications [6].

Phase-Frequency Detector (PFD) Design and simulate the PFD to ensure it can detect and correct frequency and phase differences accurately [7].

Charge Pump Design - will design a charge pump with minimal current mismatch and simulate to ensure proper functionality [8].

Loop Filter Design - Choose appropriate passive components (resistors, capacitors) for the loop filter to achieve the desired loop bandwidth and phase margin [8].

Voltage-Controlled Oscillator (VCO) Design will design the VCO to cover the required frequency range with low phase noise [9].

Perform corner simulations for robustness [10].

Frequency Divider Design a high-speed, low-power frequency divider circuit that scales down the VCO frequency to match the reference frequency [11].

Integration and Simulation Integrate all components and perform transient and AC simulations to verify lock time, stability, and phase noise [12].

III. TOOLS USED (SOFTWARE)

Cadence Virtuoso tool. **Applications & Advantages** –Communication Systems. PLLs are used for frequency synthesis and clock recovery in wireless and wired communication systems, ensuring accurate data transmission and reception [13]. They provide the necessary clock signals to synchronize operations within CPUs and other digital systems, improving overall processing speed. **Radio and Television Broadcasting.** PLLs are essential for demodulating signals, ensuring clear audio and video quality by maintaining signal integrity. **High Precision and Stability** - PLLs offer high-frequency stability and accuracy, essential for maintaining signal integrity in various applications [14].

IV. EXPECTED OUTPUT

The expected outcome of designing an efficient PLL using Cadence encompasses the frequency synthesis capabilities, accurately generating output frequencies within the specified range while maintaining high stability and accuracy [16]. The PLL output exhibit fast locking and settling times, ensuring rapid stabilization after initial power-up or frequency changes, which enhances operational efficiency. This also result in low power consumption, making the PLL suitable for energy-efficient. The simulation results are shown in the Figs. 1 – 3 respectively [15].



Fig. 1 : PLL simulation output - 1

- The phase frequency detector consists of two outputs UP & DOWN.
- The up signal goes high when the reference signal is ahead of the input signal.
- The Down signal goes high when the input signal is ahead of the reference signal.
- The reference signal occurs from the VCO output which will be treated as one of the input signal for the Phase frequency Detector.



Fig. 2 : PLL simulation output - 2

- The clock frequency divider implemented for the PLL is that clock divided into 2,4,8,16.
- The red signal shown in the above graph is the clock signal is implemented by using XOR gate and D-Flipflop.
- XOR gate inputs is given by one as the t and other input is given as feedback to the output of D-flipflop.
- The Green signal shown in the above graph is that the clock is divided by 2 for every negative edge of the clock the output will change.
- Similarly the purple waveform indicates that the clock is divided by 4 i.e., for every 2 negative edge of clock the output will change.
- Next the blue waveform indicates that the clock is divided by 8 i.e., for every 4 negative edge of clock the output will change.
- And the final waveform which is in violet represents the clock is divided by 16 i.e., the complete clock cycle of 8 should have 16 cycles.



Fig. 3 : PLL simulation output - 3

- /UP (Red waveform): This signal represents the output of the Phase Frequency Detector (PFD) indicating when the reference signal is leading the feedback signal. A high value indicates that the PLL needs to increase its output frequency.
- /DOWN (Green waveform): This signal also comes from the PFD and indicates when the feedback signal is leading the reference signal. A high value means the PLL needs to decrease its output frequency.
- /OUT(Purple waveform): This signal is the output voltage of the charge pump which is used to control the voltage-controlled oscillator(VCO) within the PLL .
- When the /up signal is high, the charge pump injects current into the loop filter capacitor, increasing the control voltage (/out).
- When the /down signal is high, the charge pump withdraws current from the loop filter capacitor, decreasing the control voltage (/out).
- When both /up and /down are low, the charge pump does not affect the control voltage, allowing the VCO to maintain its current frequency.




Fig. 4 : Block-diagram of the developed system

The overall block-diagram of the developed system is shown in the Fig. 4 [17]. We implemented the PLL in Cadence by following a systematic approach. First, we defined the specifications such as frequency range, and power consumption. Using Cadence Virtuoso, we designed and simulated each component meticulously [18]. The Phase-Frequency Detector (PFD) was carefully designed to detect phase and frequency differences accurately [19]. We then integrated a charge pump that efficiently converts phase difference into a control voltage. The loop filter, composed of resistors and capacitors, was designed to achieve the desired loop bandwidth and phase margin [20]. For the Voltage-Controlled Oscillator (VCO), we designed a circuit that can cover the required frequency range while minimizing phase noise. A high-speed frequency divider scaled down the VCO output to match the reference frequency accurately [21]. After designing each component, we conducted comprehensive simulations to verify performance metrics like lock time and power consumption across different operational conditions [22]. The implemented PLL is expected to provide precise frequency synthesis and efficient operation suitable for a range of applications, demonstrating the robustness and reliability of our Cadence-based design process [23].

V. SOFTWARE

In this section, we describe the software module as follows. We use the cadence software for simulation of the PPL circuit [25]. The Cadence Virtuoso is a widely used electronic design automation (EDA) tool primarily utilized in the semiconductor industry for designing and simulating analog, mixed-signal, and RF integrated circuits (ICs) [24].

- This mini project presents the design of a efficient phase locked loop in cadence virtuoso.
- Phase frequency detector compares the phase of two input signals and outputs a signal representing their phase difference.
- It is used in phase-locked loops (PLLs) for frequency synthesis, clock recovery, and demodulation.
- Frequency dividers in PLLs reduce the VCO (Voltage-Controlled Oscillator) frequency to a lower frequency that matches the reference frequency for phase comparison.
- Placed between the VCO and the phase-detector.
- Ensures that the divided VCO signal matches the reference frequency for proper phase comparison and locking.
- It needs to be low to enhance overall efficiency, especially in battery-powered devices.
- VCO Covers specified range for application needs.
- VCO adjusts output frequency via control voltage.
- Charge pump Converts phase difference to control voltage.
- Minimizes spurious tones and phase noise.

VI. CONCLUSIONS

The project titled "Design & Development of an Efficient Phase Locked Loop (PLL) System for Frequency Synthesis" has successfully achieved its primary objective of creating a highly efficient and stable PLL system for accurate frequency synthesis. Through meticulous design, rigorous testing, and optimization of key components, the developed PLL system demonstrates significant improvements in frequency stability, noise reduction, and overall performance [26].

One of the most critical outcomes of this project is the enhanced frequency stability achieved by the designed PLL system. By carefully selecting and optimizing the loop filter, voltage-controlled oscillator (VCO), and phase detector, the system maintains a stable output frequency even in the presence of varying input signals and environmental conditions. This stability is paramount for applications requiring precise frequency control, such as

in communication systems, signal processing, and electronic instrumentation.

The project also focused on minimizing phase noise and improving signal integrity. Advanced techniques in noise reduction were employed, including the design of low-noise VCOs and the implementation of robust filtering strategies. As a result, the PLL system exhibits low phase noise performance, which is crucial for high-frequency applications where signal purity and integrity are essential. This ensures that the synthesized frequency remains clean and free from unwanted spurious signals.

Efficiency was a key consideration throughout the design and development process. The PLL system was optimized to achieve fast lock times and low power consumption without compromising performance. This balance between efficiency and performance makes the system suitable for a wide range of applications, from portable electronic devices to large-scale communication infrastructure. The efficient design also contributes to the system's reliability and longevity, making it a viable solution for various industrial and commercial uses.

The successful development of this efficient PLL system opens up numerous practical applications in different fields. In telecommunications, the system can be used for frequency synthesis in transmitters and receivers, ensuring reliable communication links. In instrumentation, the PLL can provide accurate frequency references for measurement equipment. Additionally, the system's adaptability and robustness make it suitable for integration into modern digital and analog circuits, enhancing the performance of various electronic devices.

While the project has accomplished its primary goals, there are several avenues for future research and development. Further enhancements could include the integration of adaptive algorithms to improve the system's performance in dynamically changing environments. Exploring alternative materials and advanced fabrication techniques could also lead to further reductions in noise and power consumption. Additionally, extending the PLL's capabilities to support multi-frequency synthesis could expand its applicability in complex communication systems and signal processing applications.

In summary, the "Design & Development of an Efficient Phase Locked Loop (PLL) System for Frequency Synthesis" project has made significant strides in advancing PLL technology. The developed system offers enhanced frequency stability, reduced phase noise, and optimized efficiency, making it a valuable asset in various high-frequency applications. This project not only demonstrates the potential of advanced PLL design techniques but also paves the way for future innovations in frequency synthesis and electronic signal control. By addressing key challenges and achieving notable improvements, this project contributes to the ongoing advancement of electronic design and communication technologies.

REFERENCES

- [1] M. M. Yusri et al. Ghasemian, M.S.P.H. A straightforward quadrature signal generator for single-phase SOGI-PLL with low susceptibility to grid harmonics. *IEEE Trans. Ind. Electron.* 2021, 69, 6997–7007.
- [2] Razavi, B. Jitter-power trade-offs in PLLs. *IEEE Trans. Circuits Syst. I Pap.* 2021, 68, 1381–1387.
- [3] Wang, H.; Momeni, O. A charge pump current mismatch compensation design for sub-sampling PLL. *IEEE Trans. Circuits Syst. II Express Briefs* 2021, 68, 1852–1856.
- [4] Sagaragouda, Sahana. G. Malagali, Srujana C.H., Dr. Pavithra G., Dr. T.C.Manjunath, "Connecting safety on the railway tracks : A novel train accident prevention strategy & its implementation in Indian Railways", *International Journal of Engineering Technology and Management Sciences (IJETMS)*, Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 1-5, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.001>
- [5] Sharon Rodrigues, Shubhangi Saha, Siddhant Singh, Vipul Singh, Dr. Pavithra G., Dr. T.C.Manjunath, "Advaya Bot - Radiologist assistant robot development & its usage in healthcare applications", *International Journal of Engineering Technology and Management Sciences (IJETMS)*, Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 6-11, Nov-Dec. 2023. DOI: <https://doi.org/10.46647/ijetms.2023.v07i06.002>
- [6] K. Nanda Kiran, Kumari Ayush, Kishore V.M., Vinod Kumar Malkapure, Dr. Pavithra G., Dr. T.C.Manjunath, "SILKBOT : Orchestrating Silk Symphony - A Comprehensive Approach towards Silk Production and Enhancement in Sericulture Applications", *International Journal of Engineering Technology and Management Sciences (IJETMS)*, Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 17-22, Nov-Dec. 2023.
- [7] Madan Kumar C., Manvanth G., Mohan Y., Nagesh B.R., Dr. Pavithra G., Dr. T.C.Manjunath, "Dhenu Svasthya Bot: An AI driven well-being and health monitoring setup for science and engineering applications", *International Journal of Engineering Technology and Management Sciences (IJETMS)*, Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 23-28, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.004>
- [8] Vaishnavi Patil, Vaibhav V.K., Thyagaraj B.G., Suprith Gowda G., Dr. Pavithra G., Dr. T.C.Manjunath, "MUG MAGIC - Design and Development of Low-Cost Mini Tea and Coffee Machine using AI-ML concepts", *International Journal of Engineering Technology and Management Sciences (IJETMS)*, Vol. 7, Issue 6, ISSN: 2581-4621, pp. 29-34, Impact Factor 5.672 (2022), Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.006>
- [9] Geethanjali G.C., Dr. Pavithra G., Dr. T.C.Manjunath, "Design Of Voltage Level Shifter Using Regulated Cross Coupled Pull Up Networks", *International Journal of Engineering Technology and Management Sciences (IJETMS)*, Vol. 7, Issue

- 6, ISSN: 2581-4621, pp. 35-39, Impact Factor 5.672 (2022), Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.007>
- [10] Lakshmi N., Dr. Pavithra G., Dr. T.C.Manjunath, "Design Of Three Stage Comparator Using 90nm Technology", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 40-43, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.008>
- [11] Afira Ansari, Akshat Kumar, Ananth Agarwal, Anupriya D., Dr. Pavithra G., Dr. T.C.Manjunath, "Development Of Solar Powered Cold Storage For Agricultural Purposes", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 44-49, Nov-Dec. 2023.
- [12] Madhushree K., Keerthana M., Poornima J., R. Kavya, Padmavathi M., Dr. Pavithra G., Dr. T.C.Manjunath, "An Advanced Multi-Functional Robotic dog with Enhanced Sensory and Communication Proficiencies", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 50-56, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.010>
- [13] Akanksha Dash, Amrutha G., Krutika S. Ganpur, Sneha Chatter, Dr. Pavithra G., Dr. T.C.Manjunath, "Hardware Prototype Development Of a Robotic Car To Avoid Obstacles", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 57-61, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.011>
- [14] S.G. Swathi, Aliya Bhandari, Srushti M. Bapparad, Kavya A., Dr. Pavithra G., Dr. T.C.Manjunath, "A Speech Cum Audio Controlled Robotic System Development For Generic Purposes", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 62-66, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.012>
- [15] Anagha, Jhanavi M., Khushi M.S., Nithin Kumar S., Dr. Pavithra G., Dr. T.C.Manjunath, "Development Of a Human Condition System To Check Various Biological Parameters", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 67-71, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.013>
- [16] Apeksha U., Chithrashree G.S., Divya N.M., Shalmali S. Mankikar, Dr. Pavithra G., Dr. T.C.Manjunath, "Secure LoRa Wireless Communication for Soldier Tracking with the help of Interfacing Two Arduino Uno Devices in Military Operations", International Journal of Engineering Technology and Management Sciences (IJETMS), Impact Factor 5.672 (2022), Vol. 7, Issue 6, ISSN: 2581-4621, pp. 72-76, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.014>
- [17] Biswendu Biswas, Madan V.L., Rakesh B.S., Prathik Chandrapal, Dr. Pavithra G., Dr. T.C.Manjunath, "A New Concept Of Surveying Of Navigation Using High Speed Moving Drones Using UAS", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 77-81, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.015>
- [18] Kavya, Sanjana S., Sangireddy Harika, Teju Raju Gaddadaguli, Dr. Pavithra G., Dr. T.C.Manjunath, "Creating a Low Cost Flying Drone Using The Concepts Of Radio Frequencies", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 82-86, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.016>
- [19] Leena Jeyakumar, Prerana Aithal, Vismitha R., Pradhan Aithal, Dr. Pavithra G., Dr. T.C.Manjunath, "Conceptual View Of Designing a Smart Intelligent Connecting Link (Bridge) Between 2 Islands Over a Water Surface", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 87-91, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.017>
- [20] Mallikarjun, Sujal S. Karbhari, Ravi Gorentla, Ajaykumar B.M., Dr. Pavithra G., Dr. T.C.Manjunath, "Design & Development Of a Dc Charging Unit For Various Engineering Applications", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 92-95, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.018>
- [21] Abhishek, Sujith M.S., Jeevan D., Pulluru Kamalesh, Dr. Pavithra G., Dr. T.C.Manjunath, "TARA Development for Small Industrial Applications", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 96-100, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.019>
- [22] Vivek Agarwal, Aniruddh D.P., Harshith S., Ojas Rajesh Kinkale, Dr. Ninu Rachel Phillip, Dr. T.C.Manjunath, Dr. Pavithra G., "Design Of a Sensor Web-Based Interface System For Social Connect Networks", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 101-106, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.020>
- [23] Yogesh A. Desai, Priyansh Kashyap, Kshitij Prasad, Thrisha Karaning, Dr. Pavithra G., Dr. T.C.Manjunath, "Development Of a Liquid/Fluid Removing System Module For Medical Hospitals Using IoT", International Journal of Engineering Technology and Management Sciences (IJETMS), Vol. 7, Issue 6, ISSN: 2581-4621, Impact Factor 5.672 (2022), pp. 107-110, Nov-Dec. 2023. DOI : <https://doi.org/10.46647/ijetms.2023.v07i06.021>
- [24] Vaishnavi Patil, Dr. Pavithra G., Dr. T.C. Manjunath, "Simulation & design of a VLSI embedded system using Verilog Coding with Modelsim approach in FPGA scenarios for AI applications in automotive sectors", Scopus Journal Q3, Schimago Ranking SJR 2022 0.32, H-Index 24, Tuijin Jishu/Journal of Propulsion Technology, ISSN : 1001-4055, Vol. 44, No. 3, pp. 862 – 870, Jul. - Sept. 2023.

- [25] Deekshitha P., Dr. T.C.Manjunath, Dr. Pavithra G., “Detection of brain tumour using Deep Learning Architecture integrated with Raspberry pi based embedded systems in the field of bio-medical Engineering”, Q3 Scopus Indexed Journal, Korean Journal of Physiology and Pharmacology (Korean J. Physiol. Pharmacol., KJPP), ISSN:1226-4512, E-ISSN:2093-3827, SJR 2022 0.42, H-Index 37, CiteScore 2022 - 3.1, Vol. 27, Issue 2 / 3, pp. 69-77, Aug. 2023, DOI:10.25463/kjpp.27.1.2023.9
- [26] Darshan R., Dr. Pavithra G., Dr. T. C. Manjunath, “Design, development & the Implementation of a explosive detector mobile robot that could be used for applications in defense activities using the concepts of AI-ML, Computer Vision & Pattern Recognition”, Scopus Journal Q3, Schimago Ranking SJR 2022 0.32, H-Index 24, Tuijin Jishu/Journal of Propulsion Technology, ISSN : 1001-4055, Vol. 44, No. 4, pp. 4919 – 4934, Jul. - Aug. 2023.