

An Analysis of CNTFET based Standard Ternary Inverter

Sneha¹, Shilpa² and Dr. Shobha Sharma³

¹⁻³Indira Gandhi Delhi Technical University for women, Kashmere Gate, New Delhi, Delhi 110006
Email: snehasingh25.rm@gmail.com, shilparock76@gmail.com,
shobhasharma@igdtuw.ac.in, shobhaasharma_16@yahoo.com

Abstract—CMOS has lost respect in the semiconductor market as it has grown beyond 32nm. Due to the current leaks and leak energy, complete power expenditure in CMOS became a key concern of today's semiconductor industry. In each CMOS engineering decision, the exponential growth in each static and energy dissipation has increased the system's profitability and quality. With the aid of contemporary energy dissipation and leakage reduction, CNTFET utilities may be employed to improve overall performance. Fast mobility for comfortable near-handling, greater electrostatic managing capabilities due to CNT's linear form, and high delivery rates for speedy switching are all features of CNTFETbased devices. Connection variety, chip location, and power dissipation may all be reduced with thirdorder logic. Due to CNT's unidirectional structure, gadgets built entirely on CNTFETs provide great mobility for convenient near-handling, fast delivery rates for speedy switching, and higher electrostatic handling capabilities. Connection variety, chip location, and power dissipation may all be reduced with third-order logic. CNTFET add-in designs, like CMOS add-in designs, are used to develop third-order logic circuits. For many years to come, the demand to minimise power consumption in the CMOS era will remain a fascinating and challenging topic of study.

Index Terms— CNTFET, ternary circuit, CMOS, ternary inverter, STI.

I. INTRODUCTION

Modern leaks are very important to CMOS truly transistors. Mobility depreciation, short channel effects and optional nano Scale have different CMOS problems and demanding situations. To solve such a problem, scientists have a variety of quantum dot cell machinery (QCA), one electronic transistor (set), spin field, various exact features of CNTFET, excessive trans calculation, a wide range of nanotechnology It is considered to be considered to be considered to be considered to be assigned a function that corresponds to the function representing the fit.

Comparing binary logic and binary logic. This allows you to send additional recording in this strain set or save it to this register length, reducing the complexity of the interconnect and the complexity of the chip position, and achieving digital design simplicity and energy efficiency. If the investigation related to mathematical issues is still continuing, we will discover the possibility of a new CNTFET circuit for excessive overall performance. Currently, many studies have been studying and studying CNTFET software and compare total performance benefits through existing MOS technologies.

CNTFET CIMPLE software includes binary conscience gate, triple demons, triple and binary cell memory as

well as input logic. CNTFET software for naughty sound judgment was interested in the fact that the CNTFET edge voltage can be controlled by the correct selection of CNT vector CNTs. Logical chains are for achieving smaller delays in addition to primary addition, multiplier and memory, and reduce strength consumption and reduce the complexity of relationships.

According to CNTFET operation, two types are divided into two types..

A. Schottky-barrier SB-CNTFET

Through the Schottky bar SB-CNTFET operations based on the direct tunnel where the source channel meets (Vijay et al., 2016). By the voltage of the gate the diameter of the barrier is controlled and As a result, the device's transconductance is determined by the gate voltage. In the lower gate selection, the main bar sets the current limit to the station. When the bias of the gate increases, it reduces the diameter of the barrier, which increases the ignition effect of quantum mechanics through The flow of current with in transistors channels is therefore increased by lowering the barrier. Transistor activity in SB-CNTFET is modelled by the device's transmission coefficient.




Fig 1: SB CNTFET

B. MOSFET as CNTFET

The construction of this device differs somewhat from that of the SB-CNTFET. Because we utilised perforated terminals rather than metal (Ray chowdhury et al., 2007). This device is meant to solve SB-CNTFET difficulties by acting as a normal MOSFET. This gadget works on the premise of measuring the magnitude of a gates voltages. The amount of expenditures incurred at the station at the gate terminal controls the discharge flow.




Fig2: MOSFET like CNTFET

II. FUNDAMENTALS OF CNTFETS AND ORGANISATION'S STRUCTURE

As graphene sheets are put over concentrated cylinders, CNTs may be a worry. Because the sheets are the same width as the walls, CNTs are divided into two types: single & multi-wall CNTs. Depending on your desire Metal or semiconducting CNT can have one wall. The degree of CNT is also intelligently decided. CNTFET is a tool of three terms that integrates the supply and drainage gate. Carbon nanotubes provide a few key features of microelectronics applications. A few current day releases allow for excessive current day congestion and delays for long cable signals. The most suitable method for CNT is CVD-boom for selected CNTs stimulants. CNTFETs with semiconducting nanotubes promise applicants on transistor gadgets with advanced features compared to silicon MOSFET.

A. Categories Different CNTFET Styles

1. **Rear CNTFET:** A practical way to design CNTFET transistors based on pre-coating the corresponding metal fibers across the silicon di oxide substrate, which subsequently inserts CNT over a haphazard pattern (Knoch et al., 2014). All metal fibres that fall on semiconducting CNTs fulfil all of the requisite FET

criteria. An alternate "drain" is provided by the 1 μ m metallic strip. Silicon oxide substrate could be utilised for the gate. Many CNTFET barriers with back gates exist. On CNT, the metal touch is minimal or absent; the nanotube merely sits on its tip, and the contact area is very tiny (vijay et al., 2016). Schottky barrier development in the metallic-semiconductor interfaces, which improves touch resistance, is caused by the presence of quazi in the CNT environment. Another drawback is the rear gate tool's computation. This thickness made it difficult to turn low-voltage devices on and off, and the structural approach caused a negative interaction between CNT and the dielectric gate.

2. *CNTFETs with high gates:* Scientists make their way through the rear entrance and into the direction of a massive gate construction. Solitary carbon nanotubes are directly deposited on the silicon oxide substrates in the first stage. Numerous nanotubes are assembled using atomic pressure under a microscope. After the implantation of the male or female tube, the supplied contacts and drainage are defined and a solid electron frame is applied. The touch resistance reduces by the strong action of temperature stabilization by improving morbidity between CNT and contacts. The skinny pinnacle-gate dielectric is then applied to the surface of the nanotube, both by evaporation or by the formation of an atomic layer. Finally, a pinnacle gate touch is inserted into the dielectric gate, completing the path. In equal wafer the design of pinnacle-gated CNTFET designs is stitched together, regardless if every separator's gate contacts are electrically isolated. A better electrical head can be generated due to the small dielectric gate, by recommending to nanotube the use of low gate voltage. Blessings are common as compared to CNTFET with rear gates.
3. *Wrapped CNTFET gate:* Wrapped CNTFET gate, also called the folded CNTFET gate. The dangers of pinnacle-gated CNTFET are described as follows (Baldo et al., 2017). All nanotube activity is positioned on the gate in this example, which is a CNT portion that influences the metal gate. The structure of the device begins with the first cowl of the CNTs in the dielectric of the gate and the touch of the gate by the formation of the atomic layer. These nanotubes include the following solution embedded in a protective substrate, in which the package agreement partially peels off, exposing the nanotube ends. The supply, discharge, and gate connections are included in the CNT.
4. *Suspended CNTFET:* Attaching nanotubes to reduce contact with oxide layer and substrate is another CNTFET technique (vijay et al., 2020). This approach benefits from anomalous contraction on the apparent CNT-substrate connection, which enhances tool performance overall. For building established CNTFETs there are many techniques, moving them to a substrate after which they are lowered into the dielectric, and then transfer-printing to a substrate with a canal. The main disadvantage is that CNTFETs have limited capabilities to be used as a dielectric gate, and initiate gate bias which influences the nanotube drag on the gate, using the maximum limit on how the nanotube is closed. This method will make very simple drawings of short nanotube, as the better tubes will bend in the descend and middle near the gate, which may touch metal and shorten the tool. Generally, set-up CNTFETs are not actual laboratories, however they may be useful to study internal habitats of nanotubes.

III. CNTFET CHARACTERISTICS

Various metallic and CNT graphical capabilities introduce the Schottky barriers to the input and discharge of water for CNT – metallic connections, which may be formed of metals like silver, titanium, palladium, and aluminium. Service delivery over a metallic-CNT interface is regulated by a quantum mechanical tube across a Schottky barrier, or the constraints would allow this FET to supply one basic form of service, similar to the Schottky barrier diode. CNTFETs at the top of the gate may be easily decreased such that their pull adds to the bigger contribution of the current day. Both holes and electrons, or electrons and specific holes, can be injected concurrently in CNTFETs. As a result, the Schottky blocker thickness becomes crucial. When the gate is biased, ethical electrons are formed, and holes are created if adverse bias is generated, and the present flowing of water increases as the gate's electric power increases.

Due to the same number of electron offers and holes to date, the present day gets less inside $V_g = V_{ds} / 2$. The current water intake will expand with increasing drainage bias, same like the separate FETs, except the electric gate capacity is smaller than the electric field edge.

With varying structural parameters for structured CNTFETs, FETs with a relatively low duration create the best present saturate, while FETs with a narrower time-saving range produce superior current flow. It is clear for miles for cylindrical CNTFETs, that the better current drainage is pumped than those scheduled CNTFETs due to the fact that By a layer of oxide the CNT is surrounded which is eventually surrounded by metal touch due to gate terminal.

IV. LOGIC OF TERNARY CIRCUIT

On three levels, ternary logic makes sense. The reasoning levels are 0 V (false), 0.5 VDD (moderate), and VDD (very good) (true). There are three types of ternary logic inverters, according on the spectrum of CNTFETs used as gravity or falling devices (Das et al., 2018).

There are 3 ternary inverters:

Negative, Standard and Positive ternary inverters




Fig 3: (i) NTI (ii) STI (iii) PTI

L 'ternary inverter output for input' a 'is given by $STI = 2 - a$ (1)

$PTI = \{0, \text{if } a = 2$

$2, \text{if } a \neq 2$ (2) $NTI = \{2, \text{if } a = 0$

$0, \text{if } a \neq 0$ (5)

Figure 4 depicts the ternary inverters. The results of ternary inverters are shown in a table. In this version, there are no ternary inputs.

$NAND = \min \{x_1, x_2\}$

$NOR = \max \{x_1, x_2\}$

Where x_1 and x_2 are inputs.

The Ternary AND is refers as the tiny gate, while the Ternary OR is refers to as the large gate (Heung et al., 1985).

Ternary AND Gates and OR defined by: $AND = \{x_1, x_2\}$

$OR = \max \{x_1, x_2\}$




Fig 4: (i) Ternary NAND (ii) Ternary NOR

TABLE:I TERNARY INVERTER OUTPUT FOR THREE-LEVEL INPUTS

INPUT	NTI	STI	PTI
0	2	2	2
1	0	1	2
2	0	0	0

Each input level is converted into an output by the ternary decoder circuit; as a result, this decoder delivers three unexpected effects using ternary logic. Because a ternary decoder converts a ternary thought to a binary, it is feasible to employ bit gates in the design of a ternary logic circuit. Figure 5 depicts the ternary decoder circuit.




Fig 5: Ternary Decoder

V. PROPOSED DESIGN OF TERNARY CIRCUIT

At this stage, the idea to made the ternary circuits is presented and analysed. The design quaternary logic circuits have an advantage over binary circuit design suffers from other important obstacles like reliability of many presented designs in the technology used.

As a result, the majority of these initiatives will be unable to be realised following a technology shift. Furthermore, some of these techniques are ingenious, but they cannot be applied to improve the basic design of other building blocks. It is also impossible to define the design approach of a formal form due to the lack of firm foundations in some. Such difficulties are uncommon in the design of reasonable binary circuits.

TABLE III: KEY GATES TRUTH TABLE IN TERNARY LOGIC

X1	X2	STI(x1)	PTI(x1)	NTI(x1)	TNAND	TNOR
2	0	2	2	2	2	2
2	1	2	2	2	2	1
2	2	2	2	2	2	0
1	0	1	0	2	2	1
1	1	1	0	2	1	1
1	2	1	0	2	1	0
2	0	0	0	0	2	0
2	1	0	0	0	1	0
2	2	0	0	0	0	0

There have been various attempts in recent years to produce efficient ternary regions, some of which could be used for higher bases or handed onto everyone. Some of the technology is original, while others are reliant on the design, technology, or features used.

However, the approach provided below aims to provide a flexible solution that minimises the aforementioned dependency while increasing the efficiency of the ternary circuit design. Furthermore, because of its traditional design process, the proposed method can be used to build a variety of circuits.




Fig 6 : Diagram of the proposed approach for designing ternary circuits

The technique depends on the Fig. 6 system diagram. The method's fundamental principle is to choose the right power levels and afterwards record the weight to get the required output.

The following features are included in the diagram:

Electrical values in trying to draw inputs (L_i ; $1: n$).

G_i stands for conditional blocks.

W_i : Outside of conditional blocks, street measurements.

AVG stands for "mean observed value."

The operating idea is simple and straightforward.

The L_i s voltage levels may be seen on the left of the diagram. The output voltage of a drawing is generated using L_i s. Power levels can be any available power source, including V_{dd} and low level; however, it is advisable to choose values that are equal to the supply voltage to make the circuits easier to perceive.

Each L_i is linked to a blocks input that has a condition associated with it. The drawing input signal, which is the real input signal of the design circuit, controls G_i . If the input signal value satisfies the appropriate state of each G_i , then the voltage corresponding to the L_i level is reflected in the G_i output. As the decision action is taken from these blocks, therefore, to properly determine the behavior of the switch, then the design and implementation of the desired shape are the most important factors in the construction of ternary circuits. The W_i value is used to assess whether the voltage level L_i meets the criterion of the related G_i block. The conditioned blocks discharges would be high impedance if this does not happen. Capacitors, resistors, and active constituents such as transistors can be used to add weight; according to FIG. 6, the output is a consequence of the voltage ranges L_i s, the W_i s monitoring devices, the input signal, and the G_i s conditional gates. Statistics may demonstrate this with the following equation: $L_i W_i / W_i = \text{Output satisfies status with } G_i$ (1)

These W_i is and L_i as the appropriate form of blocks are only reached after that. W_i and L_i can have any quantity; however, regional restrictions have an impact on this issue. As a result, these constraints must be considered in order to obtain the best possible design. It's important to remember that the appropriate strategy can lead to the right design. This can result in a smaller amount of material being used and a lighter circuit. Furthermore, after the first design of, the technological possibilities of CNTFET or other designer materials enable for continual improvement. Technical impediments and electrical restrictions, on the other hand, may prevent specific projects from being implemented.

VI. STANDARD TERNARY INVERTER

Based on the system of Fig. 5, a conventional ternary circuit level inverter is designed in this section. In order to do this, Eq. (1) is expressed as follows:




Fig 7 : Proposed STI; a) suggested design diagram, b) principal design, c) finalized design

$$\text{Out}(x) \left\{ \begin{array}{ll} V_{dd} & \text{if input } 0 \\ V_{dd}+0/1+1 & \text{if input } V_{dd}/2 \\ 0 \times 1 & \text{if input is } V_{dd} \end{array} \right\} \quad (2)$$

Whenever some presentations are designed with the intention of employing the specified technique. If indeed the input is in V_{dd} , then output is zero again, as shown in q. (2).

The output is V_{dd} if a input is zero. The V_{dd} and zero proportion displays on the output whenever the input reaches $V_{dd} / 2$. As a result, Eq. (2) characterises the STI's function. Figure 5 demonstrates that by studying the numbers (1) and (2), the proportion of L_1 and L_2 may be selected as V_{dd} and zero, respectively (2). As a result,

Figure 6a's structure can be considered. G1 regulates the input signal value in Figure 7a. G1 output will be V_{dd} if the voltage is less than $3/4V_{dd}$; else, G1 will be high impedance. Similarly, the G2 maintains track of the input signal's value. If the value is more than $V_{dd}/4$, the block output becomes zero; otherwise, the G2 shifts to a higher impedance level.




Fig 8: (VTC) of suggested design

The matching parts of the W1 and W2 lines, which are linked to each other in the outlet, then measure the output of G1 and G2. The average value originates from the output area of the system design since this node works as AVG in Figure 7. The initial design for implementing the regional level drawing schematic 6a in CNFET technology is shown in Figure 7b. Each conditional block G1 and G2 in this project is employed for using pCNFET (Tp1) and nCNFET (Tn1), respectively. Furthermore, utilising the same line components, W1 and W2, two sets of pass transistors connect pCNFET down and nCNFET pullup.

When the input voltage is zero, Tp1 is "on" and Tn1 is "off" in this project. The output voltage will be V_{dd} due to the relatively high constrained situation of the Tn2 and Tp3 extracted from various. Tn1 becomes "on" and Tp1 becomes "off" if the input voltage is truly raised to V_{dd} . As a result, the output voltage will indeed be zero, and the impedance of the water connectors Tp2 and Tn3 will be extremely high. When $V_{dd}/2$ is supplied, transistor, Tn1 and Tp1, will "open" if the input voltage goes to zero. In comparison to the two paired CNFETs having equal merit, the output will show the mean value of V_{dd} and zero, i.e. $V_{dd}/2$. Tn3 and Tn4 have a detrimental effect on circuit performance when evaluating the performance of hefty CNFETs. of Fig. 6b can be easily made in Fig. 6c. The project only involves four CNFETs; Figure 8 depicts the voltage transfer factor (VTC) of the final draft illustrated in Figure 6c at 0.9 V supply voltage. Table 3 also includes the values for the sound genes. The correct operation of the p design is ensured by the VTC and audio genes values.

TNAND and TNOR gates can be developed using the proposed STI.

VII. COMPARISON BETWEEN EXISTING DESIGN AND PROPOSED DESIGN

A. Existing Design

The CNTFET approach is pre-programmed and is based mostly on ternary logic.

CNTFETs and dual-diameter resistor are used. The diagram of the STI shown in Fig.8. Two CNTFETs with conflicting pulses are included. The influence is employed in this paper to generate a voltage of zero.9V (as in the usual CNTFET model). As a result, A voltage less than 0.3V is represented by logic 0, a voltage within 0.3V and 0.6V is represented by single logic, and a voltage more than 0.6V is represented by solitary logic of voltage. In Figure 9, another of the semiconductor (T1) has a $d1 = 1.487\text{nm}$ range.

While one transistor (T2) seems to have a $d2 = 0.783\text{nm}$ range, the other two transistors' threshold voltages are $V_{th1\&2}$ are 290mV, 550mV respectively. When the input voltage goes below 300mV, T1 and T2 turn off, and the power output is 900mV. Because the input voltage will develop here on 300mV distant side, and the voltage output will control in $V_{dd}/2$ until the input voltage reaches V_{th2} , T1 is turned on and T2 is turned off. T1 and T2 are turned on it whenever the input voltage exceeds V_{th2} , decreasing the output voltage to virtually zero. By selecting CNTFETs with appropriate threshold voltages, a ternary logic transformer is presented. However, as shown in Fig.3, in the setting of [3, two enormous keys, sometimes exceeding 100M in size, must be handled, with their values being large enough to be merged into CNTFET .technology.




Fig 9: Diagram of the CNTFET based STI

B. Proposed CNTFET-based Inverter Design




Fig10 : . The suggested CNTFET based STI diagram

The appropriate CMOS standalone is one of the most extensively used forms of logic architecture. Durability, adequate performance, low power consumption, and limited energy dissipation are only a few of the advantages of compact design. For ternary logic architecture, a suitable CNTFET network may be employed to assure efficiency, low power consumption, and prevent the employment of huge rivals, as well as to save space. The suggested CNTFET based on the STI design is shown in Fig.10. Six CNTFETs are used in the quality ternary inverter shown in Fig.10.

The chiralities of CNTs used in the T1(19, 0), T2(10, 0), and T3(19, 0), states and respectively (13, 0). T1, T2, and T3 have diameters of 1.488nm, 0.784nm, and 1.019nm, respectively. As a result, T1, T2, and T3's edge voltages are rated 0.288V, 0.558V, and 0.427V, respectively.

The edge voltages of T5, T6, and T4 are 0.288V, -0.558V, and 0.427V, respectively. Despite the fact that the input voltage is below 300mV in the start, when it is relocated from the bottom to the centre, a value of 0.9V is created. T5 and T6 are now turned on, while T1 and T2 are turned off, for a total of 437. Figure 10: CNI-based comparisons of CNTFET power outputs. Set the output voltage to 0.9V in line with logic 2. When T1 is on and T2 is off, T6 is turned off and T5 continues to turn on because the input voltage on the 300mV remote side will develop. A diode connects T4 and T3, allowing 0.45V to flow between them to the output. According to the voltage at the T4 and T3 edges, and also from the outlet to n1.

As a consequence, a 0.45V output voltage is generated, which is half the voltage supplied by the power source. As seen in Table I, reasoning 1 accounts for 50% of the Vdd. When the input voltage exceeds 0.6V, T5 and T6 are turned off, and T2 is turned on to pull the output voltage all the way down to zero. High to low transition vs. low to high transition The transmission properties of STI (VTC) are shown in Figures 8 and 9.

Figures 11 (a) and 11 (b) show the results. The STI's structural architecture allows for a wide audio area, which is a desirable characteristic in low-power circuits.




Fig11: Voltage transfer characteristics of the STI: (a) STI in Fig.9; (b) STI in Fig.10

VIII. CONCLUSION

We plan in a clear, realistic, logical, and adaptable manner. The standard Ternary power converter was designed utilising CNFET technology to assure the correctness of the Circuit System, Systems, and Signal. The suggested STI is straightforward and symmetrical, and it performs admirably. Assessing the efficacy of the proposed STI and other STI-based portals required several comprehensive simulations. In comparison to earlier CNFET-based designs, the suggested ternary inverter employs due to the exhaust output, the proposed ternary inverter has three times more performance, lower power, and takes up less space than a multi diameter (threshold voltage) CNFET. The main purpose of this project is to provide a systematic drawing and a consistent drawing.. The method does not advocate a single fundamental style for constructing further layers of ternary systems; nonetheless, the structure of each schema and number might result in distinct styles at the regional level when alternative procedures are used. The correct environment for the utilisation of road constructions, on the other hand, can result in outstanding construction. At the circuit level, this item must take into account technological restrictions and electrical laws. For example, putting a diode in the centre of a line makes it straight, or crossing the proper path until a voltage difference is seen in the terminals of the power anchor. As a result, knowledge with strategy and frameworks is critical and is largely acquired through knowledge.

REFERENCES

- [1] Vallabhuni Vijay1, P. Chandra Shekar, V. Siva Nagaraju, S. China Venkateswarlu, Shaik Sadulla. High performance 2:1, 4:1 and 8:1 binary and ternary multiplexer realization using cntfet technology. ISSN- 2394-5125 Vol 7, Issue 6, 2020
- [2] N. B. Romli, K. N. minhad*, M. B. I. Reaz, MD. S. Amin. An overview of power dissipation and control techniques in cmos technology. Journal of Engineering Science and Technology Vol. 10, No. 3 (2015) 364 – 382
- [3] Zahoor, F.; Hussin, F.A.; Khanday, F.A.; Ahmad, M.R.; Mohd Nawi, I.; Ooi, C.Y.; Rokhani, F.Z. Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM) Based Ternary Combinational Logic Circuits. Electronics 2021, 10, 79
- [4] Pradeep Singh ,Yadav Anurag Nair. Ternary logic circuits using cntfet: a brief review. International Journal of Engineering Applied Sciences and Technology, 2020 Vol. 5, Issue 3, ISSN No. 2455-2143, Pages 183-188 Published Online July 2020 in IJEAST.
- [5] Knoch, J. and Mueller, M.R., 2014. Electrostatic Doping— Controlling the Properties of CarbonBased FETs With Gates. IEEE Transactions on Nanotechnology, 13(6), pp.1044-1052.
- [6] V. Vijay and Avireni Srinivasulu, 2016. Grounded Resistor and Capacitor based Square Wave Generator using CMOS DCCII,” in proceedings of the 2016 IEEE International Conference on Inventive Computation Technologies (IEEE ICICT-2016), Coimbatore, India, August 2627, 2016, pp. 79- 82.
- [7] Baldo, S., 2017. Development and characterization of nanocarbon-based devices for sensing applications.

- [8] V. Vijay and Avireni Srinivasulu, 2013. A square wave generator using single CMOS DCCII. in proceedings of the 2013 IEEE International SoC Design Conference (IEEE ISoCC2013), Busan, South Korea, November 17-19, pp. 322-325.
- [9] Wind, S.J., Appenzeller, J., Martel, R., Derycke, V.P.P.A. and Avouris, P., 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. *Applied Physics Letters*, 80(20), pp.3817-3819.
- [10] V. Vijay and Avireni Srinivasulu, 2015. Tunable Resistor and Grounded Capacitor Based Square Wave Generator Using CMOS DCCII. *International J. Control Theory and Applications*, 8, 1–11.
- [11] Sharifi, S.; Jaffari, J.; Hosseinabady, M.; Afzali-Kusha, A.; and Navabi, Z. (2005). Simultaneous reduction of dynamic and static power in scan structures. *Proceedings of Design, Automation and Test Conference, Munich*, 2, 846-851.
- [12] Ndubuisi, E.; and Etienne-Cummings, R. (2006). Power dissipation sources and possible control techniques in ultra-deep submicron CMOS technologies. *Microelectronics Journal*, 37, 851-860.
- [13] Cho, G.H.; Kim, Y.-B.; Lombardi, F.: Assessment of the CNFET based circuit performance and robustness to PVT variation. In: *IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2009*, pp. 1106–1109 (2009)
- [14] A.K. Jain, R.J. Bolton, M. Abd-El-Barr, CMOS multiple-valued logic design. II. Function realization, *IEEE Trans. Circuits Syst. I: Fundam. Theory Appl.* 40 (1993) 515–522.
- [15] N.R. Shanbhag, D. Nagchoudhuri, R.E. Siferd, G.S. Visweswaran, Quaternary logic circuits in 2- μ m CMOS technology, *IEEE J. Solid-State Circuits* 25 (3) (1990) 790–799]
- [16] K. Sridharan, S. Gurindagunta & V. Pudi. 2013. Efficient Multiternary Digit Adder Design in CNFET Technology. *IEEE Trans, Nanotechnol.*
- [17] S. Kotiyal, H. Thapliyal, N. Ranganathan, "Design of A ternary barrel shifter using multiple-valued reversible logic", *Nanotechnology (IEEE-NANO)*, 2010 10th IEEE Conference on, pp.1104-1108, Aug.17-20, 2010, Seoul, Korea.
- [18] J. Deng and H. S. P. Wong, "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application--2014; Part II: Full Device Model and Circuit Performance Benchmarking," *Electron Devices, IEEE Transactions on*, vol. 54, pp. 3195-3205, 2007.